The penetration level of wind power is increasing in power system. Replacing conventional energy with wind energy will reduce the inertia of power system and decrease the frequency stability because wind turbines are unable to naturally contribute to system frequency response. Studies have shown that energy storage devices with only 5% energy storage of wind farm's rated capacity can produce the same virtual inertia as a same capacity synchronous generator. To reduce the additional costs of individual energy storage devices, this paper proposes a novel hybrid modular multilevel converter (HMMC) with integrated battery energy storage. It has the capacity of smoothing the battery current and reducing the battery voltage, while possessing DC fault ride-through capability. Steady-state analysis, operation modes and control strategy for battery current control and capacitor voltage balancing control are discussed in the paper. The viability of the HMMC, as well as the effectiveness of the control strategy, is confirmed by the simulation and experiment.
I. INTRODUCTION
Offshore wind farms have a vast potential for power generation. For grid connection of large-scale offshore wind farms with long distance to shore, voltage source converter (VSC) based high voltage direct current (HVDC) systems have become a technically and economically feasible solution with advances in power electronics technology [1] - [3] .
The modular multilevel converter (MMC) has been extensively studied during the recent years [4] - [16] . Comprising of numerous identical submodules, MMC is more suitable for high voltage and high power applications. The characteristics of low harmonic content as well as fast response make MMC-HVDC an ideal grid connection method for offshore wind farms [17] - [19] .
The imbalance between the active power output of the generators and the active power consumed by the loads may lead to power system frequency variation. Modern wind turbines, based on doubly fed induction generators (DFIGs), cannot intrinsically respond to grid frequency variation. Wind farms provide no inertia to power system because the rotor speed is The associate editor coordinating the review of this manuscript and approving it for publication was Tariq Masood .
decoupled from grid frequency [20] - [22] . As the increment of wind power penetration level in power system, replacing conventional synchronous generators with wind turbines may reduce the system inertia and decrease system frequency stability [23] . To compensate the inertia of wind farms, coordinating energy exchange between the energy storage system and power grids enables the wind farm to quickly respond to the frequency variation, and energy storage of only 5% of wind farm's rated capacity will provide the same virtual inertia as a virtual synchronous generator [24] . Although it is important, the detailed explanation is beyond the scope of this paper. Presently, additional equipment is usually needed for energy storage. Integrating energy storage with MMC will reduce the economic costs and power losses, and contribute to coordinated control of wind farms and power system.
Topics on MMC-based battery energy storage system (BESS) emerge recently [25] - [28] . In [25] , batteries are directly connected with the capacitor in parallel as shown in Figure 1 (a) . This topology is not applicable in MMC-HVDC applications, in which submodule capacitor voltage is generally higher than 1500V. Considering costs and security concerns, series high rate batteries like lithium VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ battery cannot reach such a high voltage. On the other hand, if directly connected to capacitors, batteries will undertake the complete fluctuation of grid power, which will significantly shorten the lifetime of batteries [29] . To cope with these issues, [26] proposed a solution that inserts DC-DC converters to link batteries to MMC submodules, which is demonstrated in Figure 1 (b). In this case, pulsating battery current of line frequency and double line frequency can be smoothed and voltage of batteries can be substantially decreased. However, power losses are increased due to increasing switching devices. Meanwhile, it still lacks DC fault ride-through capability despite increasing the number of bridge legs. Based on the above, this paper proposes a novel HMMC with integrated battery energy storage [30] . Compared to Figure 1 (b), the significant difference of the proposed topology is that the lead-out point is changed from B 3 to B 1 . Compared to Figure 1 (c), the cost is less. The novelty of the proposed topology lies in that it possesses DC fault ride-through capability, meanwhile maintaining the ability of reducing the battery voltage and smoothing the battery current.
The main contribution of this paper is to further illustrate the new topology, analyze the different operating modes of such a three-phase HMMC-based BESS, propose the control strategy and verify it by the simulation and the experiment. This paper is organized as follows. Section II analyzes the basic principle of the novel topology and its capacitor voltage balancing. Section III introduces the control strategy for battery current control and capacitor voltage balancing control. Section IV shows the simulation results based on the MATLAB/Simulink environment to confirm the theoretical analysis as well as the control strategy developed in this paper. Finally, Section V describes the laboratory prototype and presents the experimental results, leading to Section VI, which concludes the work. 
II. THE NOVELTY OF THE PROPOSED HMMC
In this section, different topologies of the submodules will be compared to further illustrate the novelty of the proposed HMMC in this paper. In addition, the steady-state analysis of the proposed HMMC is discussed in this section.
A. COMPARISON WITH PREVIOUS TOPOLOGIES
The traditional topology of modular multilevel converters contains two switching devices and a capacitor [4] . Here, Insulated Gate Bipolar Transistor (IGBT) is used as the switching device. Such traditional topology of MMC is called half bridge (HB) submodule in this paper.
The cost of the HB submodules-based MMC is low, but the HB submodule can only output two voltage levels, the capacitor voltage V C and zero. Therefore, it doesn't have DC fault ride-through capability. To block the fault current, Rainer Marquardt proposed the full fridge (FB) submodule, containing four IGBTs and a capacitor [5] . Because the FB submodule can output three voltage levels, V C , −V C and zero, it has DC fault ride-through capability.
As for the MMC submodules with integrated energy storage, many works had been done by the scholars. In [25] , batteries are directly connected with the capacitor of FB submodule, called FBIB in this paper. In [26] , the battery is connected with a half bridge by a DC/DC converter, called DC-HBIB in this paper. In [28] , the battery is connected with a full bridge by a DC/DC converter, called DC-FBIB in this paper. The proposed topology, called QFBIB, is shown in Figure 2 .
The number of IGBTs, output levels, DC fault ride-through function and energy storage function of above submodule topologies are listed in Table 1 . The HB submodule and FB submodule cannot store much energy without batteries. The FBIB submodule is not applicable in MMC-HVDC applications because the battery cannot bear such high voltage. The DC-HBIB submodule does not have DC fault ride-through capability. The DC-FBIB submodule, using six IGBTs, is too expensive. The novelty of the proposed topology lies in that it possesses DC fault ride-through capability, meanwhile maintaining the ability of reducing the battery voltage and smoothing the battery current.
B. PROPOSED HMMC AND OPERATION PRINCIPLE
The submodules of HMMC consist of two types, half bridge (HB) and quasi-full bridge with integrated battery (QFBIB), as shown in Figure 2 . The topology of the QFBIB submodule is the proposed topology in this paper. Antiparallel thyristors T are added to achieve DC fault ride-through capability.
The previous topology of modular multilevel energy storage converter, which connects the battery modules with a half bridge by a DC/DC converter, doesn't have DC fault ride-through capability because it cannot output a negative voltage level. When a DC fault occurs, the freewheeling diode will provide a fault current path through the arm, changing the converter system to a three-phase uncontrolled rectifier, as shown in Figure 3 (a). In this situation, the amplitude of the fault current will be several times higher than the amplitude in normal condition. Although connecting the battery modules with a full bridge by a DC/DC converter may solve the problem, as shown in Figure 1 (c), the cost of the system will increase.
The proposed topology in this paper, as shown in Figure 1 (d) , changes the lead-out point from B 3 to B 1 , compared to Figure 1 (b). The average voltage between B 1 and B 3 would be equal to the battery voltage, which is only 10% of the capacitor voltage. Therefore, the QFBIB submodule will have similar output voltage to that of HB at the expense of 10% of the DC voltage output range, which is acceptable. Through changing the lead-out point from B 3 to B 1 , the capacitor voltage of the QFBIB submodule can be used to suppress the fault current in the fault current loop, as shown in Figure 3 In normal operating mode of the HMMC, S1/S2 bridge leg works as a DC-DC converter. S3/S4 bridge leg with the DC-link capacitor works like a half bridge. When a DC fault VOLUME 7, 2019 occurs, antiparallel thyristors T can be quickly turned off through removing the gate signal. The HMMC is controlled to work on blocking status with all insulated gate bipolar transistors (IGBTs) switching off. The fault current can be forced to zero and DC fault can be isolated from AC side, as long as the equation (1) can be satisfied,
where N F is the number of QFBIBs per arm, V l-l rms is root mean square of the line-to-line voltage of the AC side, V cF is the capacitor voltage of the QFBIB submodule. Typically, N H = N F = N /2, which guarantees the equation (1) satisfied. Consequently, the proposed HMMC not only has the capability of smoothing the battery current and reducing the battery voltage, but also possesses DC fault ride-through capability with the additional costs of the thyristors in comparison with the previous energy storage topology. Modulation signals of different switches and the output voltages of HB, QFBIB as well as total output voltage are shown in Figure 4 , where the m hd is the dc component of the modulation signal of half bridge, m ha is the fundamental ac component of the modulation signal of half bridge, m dl is the dc component of the modulation signal of quasi-full bridge's left bridge leg, m dr is the dc component of the modulation signal of quasi-full bridge's right bridge leg and m fa is the fundamental ac component of the modulation signal of quasi-full bridge's right bridge leg respectively.
According to the power factor angle ϕ and the direction of battery current I bat , six operation modes of the HMMC are defined as follows.
Rectifier operation: 
5) Mode
Switching states of S1/S2, S3/S4 and S5/S6 are denoted by S FL , S FR and S H , which are defined as S FL = 1 S1 on, S2 off 0 S1 off, S2 on S FR = 1 S3 on, S4 off 0 S3 off, S4 on
The following pays attention to one leg in Figure 2 because the operating principle is identical among the three legs. Take the Mode II as an example. Current paths of QFBIB with four switching states and HB with two switching states are demonstrated in Figure 5 and Figure 6 respectively. i cF and i cH are the capacitor currents of QFBIB and HB respectively. i ap is the upper arm current of phase A. V cF and V cH are the capacitor voltages of QFBIB and HB respectively. I bat is the battery current. Accordingly, relationship between S FL /S FR and their corresponding QFBIB output voltages V oF as well as capacitor currents i cF are listed in Table 2 . Relationship between S H and corresponding HB output voltages V oH as well as capacitor currents i cH are listed in Table 3 .
The QFBIBs' capacitor current can be derived from Table 2 and expressed as, The HBs' capacitor current can be derived from Table 3 and expressed as,
When equivalent switching frequency is high enough, the high-frequency components have little influence on capacitor voltages and inductor currents. Therefore, the harmonic components of switching function can be ignored and the switching function can be expressed as, 
Substituting (4) into (2)(3) gives,
According to the mathematical model of MMC in [14] , the arm current can be expressed as,
i cir is defined as the circulating current of phase A, which circulates through both the upper and lower arms and can be given by,
i a is the alternating current of phase A and can be given by,
The existing literature has proven the existence of a circulating current in the MMC, and the most significant component in this circulating current is the second-order harmonic [10] . i cir can be expressed in another form,
I dc is the direct current, one-third of which is the dc component of i cir . I 2 is the amplitude of the second order component of i cir . Substituting (11) into (8) gives,
For the balance of capacitor voltage in a period of line frequency,
Substituting (6)(12) into (13) gives,
Similarly, for HB submodule,
Considering (14)(15) gives,
Normally, the capacitor voltages of HBs and QFBIBs are all balanced, and they output the same alternating voltage, so we assume that they all fluctuated around V C . That is, V cH = V cF = V c , m fa = m ha = m a . Supposing the HMMC contains N F QFBIBs and N H HBs in each arm, it needs to support the voltages both on DC side and AC side. That is,
where U m is the amplitude of AC phase voltage, N F is the number of QFBIB per arm, N H is the number of HB per arm, and m dl is equal to V bat /V C . m a = U m /(NV C ). To mostly reduce the cost of the HMMC and meanwhile keep the DC fault ride-through capability, let N F = N H . The power of all the battery modules, P bat , equal to 6N F V bat I bat , can be written into,
where P ac is the active power of AC side, and P ac = (3U m I m cos ϕ)/2. Define k = P bat /P ac , (18) can be written as, When the converter works as a rectifier, P ac is positive. Positive k means the battery modules discharge (Mode II), while negative k means the battery modules charge (Mode III). When the converter works as an inverter, P ac is negative. Positive k means the battery modules charge (Mode VI), while negative k means the battery modules discharge (Mode V). Equation (19) Considering (17)(19) gives,
Considering (5)(17)(19) gives,
Considering (20)(21) gives the boundary condition,
The relationship between the capacitor voltage, energy storage ratio and HB's direct voltage output is shown in Figure 7 . It is obvious that positive k means the increase of the capacitor voltage. That is, if the converter works in Mode II or Mode VI, the capacitor voltage of HMMC should be higher than V dc /N . Negative k means the capacitor voltage of HMMC can keep the same as that of the conventional MMC. If the converter works in Mode III or Mode V, through increasing m hd , the capacitor voltage of HMMC can be equal to V dc /N .
III. CONTROL STRATEGY
A. GRID CURRENT CONTROL Figure 8 shows the block diagram of the AC current control, where i d , i q , V d and V q are the d-q transformation of three-phase voltage and current. The line-to-neutral voltage commands of the converter v * a , v * b and v * c are determined by the decoupling current control of the grid currents i d and i q . They are given by,
B. BATTERY CURRENT CONTROL
The battery current is controlled by S1/S2 bridge leg, as shown in Figure 2 , which works as a DC-DC converter in normal operating mode. Figure 9 (a) shows the block diagram of the battery current control. The difference between the reference battery current and actual battery current inputs the proportional and integral (PI) controller, the output of which forms the voltage command of S1/S2. The voltage command obtained from the battery current control is represented as follows.
v
C. CIRCULATING CURRENT CONTROL Figure 9 (b) shows the block diagram of the circulating current control. The voltage major loop forces the one-phase average capacitor voltageV C to follow its command V * C , whereV C is given by,
The N is the number of submodules per arm. That is, N = N F + N H . The current minor loop outputs the voltage command v * 2 to control the circulating current from the DC side to the converter's leg. the voltage command of S3 for QFBIB or S5 for HB should be reduced to charge the capacitor. When the capacitor voltage is higher than the reference voltage and the corresponding arm current is positive, the voltage command of S3 for QFBIB or S5 for HB should be enlarged to discharge the capacitor. The voltage command obtained from the individual balancing control v * Ck is represented as follows. The direction of i arm is shown in Figure 2 .
D. INDIVIDUAL BALANCING CONTROL
E. ARM-BALANCING CONTROL Figure 9 (d) shows the block diagram of the arm-balancing control, which aims to reduce the voltage difference between V CP andV CN . They are given by,
Finally, take phase A as an example, the voltage command of positive-arm QFBIBs v * kL for S1/S2 and v * kR for S3/S4 are given by,
The voltage command of positive-arm HBs v * kH for S5/S6 is given by, The voltage command of negative-arm QFBIBs v * kL for S1/S2 and v * kR for S3/S4 are given by,
The voltage command of negative-arm HBs v * kH for S5/S6 is given by,
Here, v * a is the line-to-neutral voltage command of phase A, coming from Figure 8 , and v * a ∈ [−0.5, 0.5]. The amplitude of v * a is m a . The voltage command v * kL , v * kR , and v * kH ∈ [0, 1] is normalized by each capacitor voltage V Ck . Then, it is compared with a triangular waveform having a maximal value of unity and a minimal value of zero with a carrier frequency of f C and phase shift equal to 2π(k − 1)/N . The whole control scheme of HMMC is presented in Figure 10 .
IV. PARAMETER DESIGN AND SIMULATION RESULTS
To prolong the lifetime of batteries, inductor with appropriate inductance should be connected in order to restrain the pulsating current that flows through the battery, which is shown in Figure 2 . Generally, the inductance L bat is determined by the maximum battery current ripple, while the capacitance is determined by the maximum capacitor voltage ripple. The following section elaborates the way of selecting the inductance L bat and the capacitances of HB and QFBIB cells. After that, simulation results in which batteries are charged, discharged or idle are demonstrated.
A. INDUCTANCE AND CAPACITANCE REQUIREMENT
The battery current will fluctuate in a switching period, and the maximum current ripple in a switching period is,
where T s is the switching period, and ton is the on-state time of S1 switch in a switching period and is equal to T s V bat /V cF . VOLUME 7, 2019 Assuming the maximum current ripple should be less than ε i , the inductance requirement is derived,
Capacitor voltage ripple caused by capacitor current presents the power fluctuation of a submodule. Neglecting the second and higher order harmonic of the arm current, based on (6) and (12), the capacitor current of QFBIB is
Therefore, the capacitor voltage of QFBIB submodule mainly contains line frequency ripple and double line frequency ripple. Let,
Through comparing the coefficient of (35) and (37), the voltage ripple ratio of line frequency k 1 and double line frequency k 2 can be expressed as, 
Similarly, the capacitor voltage ripple ratios of HB submodule can be expressed as 
Assuming the maximum capacitor voltage ripple ratio of line frequency and double line frequency is ε v1 and ε v2 respectively, k x should be less than ε vx (x = 1 or 2) and the required capacitance C H and C F can be derived.
B. SIMULATION RESULTS
The simulation is carried out in the MATLAB/Simulink environment. The simulation parameters are shown in Table 4 . Six operation modes are discussed in this section. The circuit configuration is shown in Figure 11 .
The following simulation is based on the rectifier operation (Mode I, II or III). Figure 12 (a) shows the waveforms of the AC-side line-to-ground voltages. The line-to-line rms voltage is 6kV. Figure 12 (b) shows the waveforms of the AC-side currents. The power factor angle is 0. The AC-side power is fixed to 3MW when the batteries charge or discharge. The amplitude of AC-side current is given by,
where U m is the amplitude of the line-to-ground voltage of AC side. Figure 13 (a) shows the waveform of the battery current. At t = 0 ∼ 0.05s, the converter works in Mode II. The batteries discharge with the total power 300kW, accounting for 10% the power of the whole system. At t = 0.05 ∼ 0.1s, the converter works in Mode I. The batteries are idle. At t = 0.1 ∼ 0.15s, the converter works in Mode III. The batteries charge with the total power 300kW. Figure 13 (b) shows the waveform of the DC-side current. Since the AC-side power is fixed, the variation trend of the DC-side current is the same as the battery current. Figure 13 (c) shows the waveforms of the DC-side power and AC-side power. When the converter works in Mode I, the DC-side power is higher than the AC-side power because the batteries discharge. When the converter works in Mode III, the DC-side power is lower than the AC-side power because the batteries charge. Figure 14 The injection of battery power causes a difference between HB's and QFBIB's capacitor voltage ripples, which has been illustrated in equation (38)-(41). Figure 14 (c) shows the waveforms of the positive-arm current, negative-arm current and their arithmetic average, the circulating current. The second-order harmonic of the circulating current is well suppressed.
The following simulation is based on the inverter operation. Figure 15 (a) shows the waveform of the battery current. At t = 0 ∼ 0.05s, the converter works in Mode VI. The batteries charge with the total power 300kW, accounting for 10% the power of the whole system. At t = 0.05 ∼ 0.1s, the converter works in Mode IV. The batteries are idle. At t = 0.1 ∼ 0.15s, the converter works in Mode V. The batteries discharge with the total power 300kW. Figure 15(b) shows the waveform of the DC-side current. Figure 15 (c) shows the waveforms of the DC-side power and AC-side power. The variation trend of the DC-side power is the different from the battery current, which is the significant difference between the inverter operation and the rectifier operation.
When a DC-side fault occurs, the fault blocking process is shown in Figure 16 . When t = 0 ∼ 0.05s, the HMMC works as a rectifier and batteries charge. Supposing the most severe DC-side fault occurs at t = 0.05s. The DC side voltage drops to zero immediately, as shown in Figure 16 (a). The AC-side current is out of control, as shown in Figure 16 (b). During the fault, the DC-side current rises rapidly, as shown in Figure 16 (c). The waveforms of arm currents are shown in Figure 16 (d) . Because the batteries are controlled by the DC/DC converter, there is nearly no impact of DC fault on the batteries, as shown in Figure 16 (e). After a millisecond, the fault is detected by the control system. Then the HMMC is controlled to work on blocking status with all the IGBTs switching off. The fault current can be forced to zero and DC fault can be isolated from AC side. Capacitors are bypassed during the fault condition, as shown in Figure 16 (f). At t = 0.1s, the DC-side fault is cleared. The converter can recover from the fault condition.
The simulation results above verify the viability of the novel HMMC and the steady-state analysis. The novel HMMC can work in six operation modes in steady state. The simulation results also verify the power output/storage capability of the proposed HMMC operating in six modes. With half of the cells integrated with batteries whose voltages are just 10% of the capacitor voltage, at least 10% power of wind farm rated capacity can be output or stored.
V. EXPERIMENTAL RESULTS
The experimental parameters are shown in Table 5 . To verify the control strategy and analysis of the proposed HMMC in this paper, a downscaled prototype based on 12V20Ahlead-acid batteries is built in the laboratory. The battery management system (BMS) does not provide cell-balancing functions or estimation for the SOC of the battery modules. Therefore, the prototype is designed to test the new topology and the control strategy developed in the previous section.
A three-phase converter of 3kW nominal power has been designed and constructed so far, which consists of 24 submodules. Each submodule consists of four switches, giving the user the option between a half-bridge or full-bridge configuration. Besides, shunt capacitors with a respective capacitor voltage measurement is included. Figure 17 (a) shows the overview of the experimental prototype. The HMMC is controlled by three TMS320F28377D DSPs. The DSPs communicate with each other by serial communication interface (SCI) and comprise one master and two slaves. The master control board transmits the modulation signal to the other two slaves and receives the capacitor voltage signal from them. Figure 17 (b) shows the details of the control board. It contains the necessary sample circuits, auxiliary supply, DSP slot and PWM output terminals.
The experimental waveforms of line-to-ground voltages and currents of AC side are shown in Figure 18 (a) and Figure 18 (b). The converter works as an inverter and batteries discharge (Mode V). Figure 18 (c) shows the total harmonic distortion of the AC-side currents. Figure 18 (d) shows the waveforms of four submodules' capacitor voltage in one arm. To show the details, the scope is set to 5V/div with an offset equal to 120V. The capacitor voltage can be balanced in 20ms, which is a period of line frequency. Figure 19 (b) shows the waveform of the positive-arm voltage of phase A. The arm voltage is five-level because the number of submodules per arm is four. Nevertheless, the harmonic component increases because of the existence of the quasi-full bridge submodule with integrated battery energy storage. The method to eliminate the highorder harmonics will be researched in the future work. Figure 19 (c) shows that the DC source input is 480V. The whole battery power counts for 10% capacity of the system.
The experimental results above further verify the viability of the novel HMMC and the steady-state analysis. 
VI. CONCLUSION
This paper proposes a novel hybrid modular multilevel converter with integrated battery energy storage. Compared with previous topologies of MMC based BESS, the novel topology has DC fault ride-through capability with the additional costs of thyristors. The steady-state analysis and control strategy are proposed in this paper. Simulation and experimental results verify the power output/storage capability of the proposed HMMC. With half of the cells integrated with batteries whose voltages are just 10% of the capacitor voltage, at least 10% power of wind farm rated capacity can be output or stored. Since the target is not to provide large energy storage, but to provide virtual inertia, the proposed HMMC can effectively compensate wind farm's inertia with sufficient energy storage power. His special fields of interest lie in power electronics and renewable energy exploitation and utilization, including wind power converters, wind turbine control system, large power battery storage systems, clustering of wind farms, and its control system and grid integration. VOLUME 7, 2019 
